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Abstract—Switching noise and shoot-through current reduction
techniques for switched-capacitor voltage doublers based on
cross-coupled structure are presented. The intuitive analysis of the
shoot-through current and switching noise generation processes
in the doubler is ﬁrst reported. Break-before-make mechanism is
adopted to minimize the shoot-through current, thereby greatly
reducing the no-load supply current dissipation and improving
the light-load power efﬁciency of the voltage doubler. In addition,
by employing gate-slope reduction technique at the serial power
transistor during turn-on, the switching noise of the voltage
doubler is signiﬁcantly lowered.
Twovoltagedoublerswithandwithouttheproposedcircuittech-
niques have been fabricated in a 0.6- m CMOS process. Experi-
mental results verify that the total supply current at no-load con-
dition of the proposed voltage doubler is reduced by twofold and
its switching noise is decreased by 2.5 times.
Index Terms—Break-before-make mechanism, charge pump,
dc–dcconverter,shoot-through current,switched-capacitor power
converter, switching noise, voltage doubler.
I. INTRODUCTION
I
N RECENT years, switched-capacitor voltage doublers
capable of delivering tens of milliampere load current are
growing in great demand, as they are mandatory in the power
management ICs for battery-powered portable applications.
For example, these doublers are widely utilized for providing a
higher supply voltage to the general-purpose I/O circuitries in
the mobile phone. Among different types of switched-capacitor
voltage doublers, the cross-coupled voltage doubler is the most
commonly used topology and its circuit implementation is
shown in Fig. 1(a) [1]–[5]. The cross-coupled voltage doubler
operates at twice the switching frequency such that either
the ripple voltage or the size of the load capacitor can be
halved. The voltage doubler, which is driven by the two-phase
nonoverlapping clock signals as shown in Fig. 1(b), contains
a voltage booster circuit with a pair of cross-coupled nMOS
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Fig. 1. (a) Circuit diagram and (b) timing diagram of the conventional
cross-coupled voltage doubler.
transistors (Ml1 and Mr1) and two ﬂying capacitors ( and
). The use of nMOS transistors provides automatic reverse
bias of the junctions. Two serial pMOS transistors Ml4 and
Mr4 act as charge-transfer devices to provide an output voltage
of approximately .
Previous research work on switched-capacitor cross-coupled
charge pumps including voltage doublers [1]–[5], mainly tar-
geted at different on-chip applications such as ﬂash memories
and EEPROM [1]–[3], mixed-signal integrated systems oper-
ated in low-voltage condition [4], or LCD drivers [5]. These
charge pumps only need to supply sub-milliampere load cur-
rent with the use of integrated capacitors. The main aim of the
above-mentioned work is to either: 1) ensure reverse bias of the
junctions of serial pMOS transistors by using different bulk bi-
asing schemes [2], [3]; 2) reduce device reliability constraint
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Fig. 2. Close view of the output voltage of the conventional voltage doubler.
at low voltage [4]; or 3) reduce the number of power transis-
tors and capacitors to save chip area [5]. However, in order
to allow doublers to deliver tens of milliampere load current,
both off-chip capacitors and large power transistors have to be
used. The switching of large power transistors is known to gen-
erate undesired switching noise [6], [7], especially in switched-
mode power converters [8] and CMOS output buffers [9]–[11].
Unfortunately, there is still lack of detailed discussion on the
problem associated with the switching noise of the cross-cou-
pled voltage doublers. In fact, in a cross-coupled voltage dou-
bler, the switching noise appears at the output at each half clock
period. Generally, the amplitude of the switching noise can be
much larger than the ripple voltage as shown in Fig. 2.
The accuracy of the output voltage is degraded by the switching
noise. On the other hand, the improper switching of power tran-
sistors can generate huge shoot-through current, which is an un-
wanted power loss. The shoot-through current signiﬁcantly in-
creases the total supply current and then leads to the degrada-
tion of the power efﬁciency in the cross-coupled voltage dou-
bler especially at no-load and light-load conditions. In order to
improve the accuracy and power efﬁciency of the voltage dou-
bler, circuit techniques to reduce both the switching noise and
shoot-through current are critical.
Motivated by the above concerns, both the break-be-
fore-make mechanism and the gate-slope reduction technique
are proposed in this paper for adoption in the cross-coupled
voltage doubler, thereby decreasing both the shoot-through
current and switching noise. This paper is organized as follows.
The shoot-through current and switching noise generation pro-
cesses and their design challenges are described in Section II.
A simple new voltage doubler to improve both the switching
noise and power efﬁciency is then proposed in Section III,
and its operational principle and design issues are also dis-
cussed. Experimental results are given in Section IV to verify
the improvements of the proposed voltage doubler. Finally,
conclusions are given in Section V.
II. PROBLEMS OF CONVENTIONAL CROSS-COUPLED
VOLTAGE DOUBLER
A. Shoot-Through Current Loss
In the conventional cross-coupled voltage doubler, the
voltage transitions at nodes 2 and 4 (V2 and V4) shown in
Fig. 1(b) cannot be controlled and occurs at the same time
during switching. The shoot-through current in the conven-
tional voltage doubler is then associated with the voltage
booster circuit (Ml1 and Mr1) and serial power transistors (Ml4
and Mr4) during switching, as their switching activities are
determined by V2 and V4.
Due to symmetry of the cross-coupled voltage doubler, the
shoot-through current is generated under similar conditions in
every half-clock period. Fig. 3 illustrates an example of how
the shoot-through current is generated during the increase of
V2 from to and the decrease of V4 from to
. The simultaneous transitions of V2 and V4 produce the
shoot-through current in four different ways. The ﬁrst two ways
are due to the leakage from power transistors Ml1 and Mr1, re-
spectively. In particular, during the initial phase of clock-signal
transitions
and (1)
where is the threshold voltage of transistors Ml1 and Mr1.
The ﬁrst shoot-through current leaks from node 2 through Ml1
totheinputsupply. Withoutlossof generality,thesecondshoot-
through current ﬂows from node 4 to input supply through Mr1
duringtheﬁnalphaseofclock-signaltransitionswhen
and .
In addition, the third and fourth shoot-through currents are
generatedbytheleakagefromtheoutputtotheinputsupplydue
to the simultaneous conduction of transistor pairs (Ml1, Ml4)
and (Mr1, Mr4), respectively. The simultaneous conduction de-
pends on the input supply voltage. Fig. 3(b) shows that Ml4 is
on when and . Also based
on (1), the minimum input supply to turn on Ml1 and to overlap
with the turn-on of Ml4 is , where
is the threshold voltage of transistors Ml4 and Mr4. Therefore,
the minimum supply voltage for the occurrence of the simulta-
neous conduction of transistor pairs (Ml1, Ml4) and (Mr1, Mr4)
is
(2)
Fig. 3(b) also indicates that the shaded region is the duration
of the simultaneous conduction, which appears when the input
supply voltage is larger than the threshold voltage of the si-
multaneous conduction by . In fact, the shaded region in-
creases with the input supply voltage, thereby increasing both
the shoot-through current and unwanted power loss. As a result,
the power efﬁciency of the voltage doubler becomes worse at
higher input supply voltages.
B. Switching Noise
As shown in Fig. 2, the switching noise of the voltage dou-
blerconsistsofthevoltagedropandringing.Theyareassociated1138 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 5, MAY 2005
Fig. 3. (a) Shoot-through current generation mechanism in the conventional voltage doubler and (b) its associated reason of occurrence during switching.
with two separate mechanisms. First, the simultaneous conduc-
tion problem mentioned before causes the lossy discharge of
the output capacitor and leads to the initial output voltage drop
during switching. Since the shoot-through current due to simul-
taneous conduction of (Ml1, Ml4) and (Mr1, Mr4) increases
with the input supply voltage, the amplitude of output voltage
drop is increased at higher supply voltages, which degrades the
accuracy of the voltage doubler.
The switching noise due to ringing appears when one of the
ﬂying capacitors ( and ) is connected to the output.
Fig. 4 illustrates an example, in which node voltages V2 and
V4 are switching to and , respectively, and the
ﬂying capacitor is connecting between the input supply
and output through Ml2 and Ml4. The noise source in
Fig. 4 is determined by the slopes of the current change ( )
in power transistors during switching. Larger imposes
greater noise. Since the size of power pMOS Ml4 is huge and
its turn-on is not controlled and fast in the conventional doubler,
thisleadstolarge .Inaddition,asecond-orderhigh-frequency
RLC equivalent circuit is used to study how is transmitted
to the output. Since power transistors in the cross-coupled
doubler are switched on/off periodically in every half-clock
period , the amplitude of the output switching noise is
mainly determined by the gain at even harmonics and
up to approximately ten times the switching frequency. Larger
high-frequency gain gives rise to larger output noise. Moreover,
the noise amplitude at output also depends on the value of the
RLC circuit at highfrequencies. Higher value results in larger
output ringing during switching. Both the high-frequency gain
and value are determined by . When the ratio
of decreases in the RLC equivalent circuit, both
the high-frequency gain and value are increased and then
results in smaller amplitude of the output switching noise. For
the voltage doubler delivering tens of milliampere load current,
large power transistors are used to achieve low on-resistance,
and thus small results. This reduces andLEE AND MOK: SWITCHING NOISE AND SHOOT-THROUGH CURRENT REDUCTION TECHNIQUES FOR SC VOLTAGE DOUBLER 1139
Fig. 4. Equivalent circuit of the voltage doubler when C is switching to the discharging phase.
Fig. 5. Core diagram of the proposed voltage doubler.
then increases the amplitude of the switching noise. Both
high-frequency gain and value with different values of
are illustrated in Fig. 8. However, it is not power
efﬁcient to increase by decreasing the size of power
transistors since this increases the conduction power loss and
eventually lowers the power efﬁciency of the voltage doubler.
On the other hand, a large value ceramic-type load capacitor
of tens of microfarad with relatively low equivalent series
resistance is adopted to reduce the value of and suppress
the noise. Similarly, it is also a common practice to use bypass
capacitors connected in parallel to to ﬁlter out the
noise by decreasing the value of . However, it is not cost
effective to use large-value ceramic-type load capacitors and is
impractical to use too many off-chip bypass capacitors as they
increase the board space.
III. PROPOSED SWITCHED-CAPACITOR VOLTAGE DOUBLER
From the previous discussion, it is desirable to develop
effective circuit techniques in the cross-coupled voltage dou-1140 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 5, MAY 2005
Fig. 6. Operating principle of the proposed voltage doubler.
Fig. 7. Simultaneous transitions of clock signals in the proposed voltage doubler.
bler. These techniques are not only capable of reducing the
shoot-through current during switching, but also decrease the
switching noise at the output. Moreover, the implementation
method should be simple to ensure area efﬁciency.
The new voltage doubler is thus developed to satisfy the
aforementioned requirements, and its core circuit is shown in
Fig. 5. Two additional poly resistors (Ral and Rar) are placed in
series with the gates of serial power transistors Ml4 and Mr4,
respectively. In addition, two extra small pMOS transistors
(Mal and Mar) are added, which are driven by level shifters
to ensure that both Mal and Mar can be turned on and off
properly.
A. Principle of Operation
In the proposed voltage doubler, both Mal and Mar only turn
on when either of the serial power transistors Ml4 and Mr4
turns off. In particular, transistors Mal and Mar increase the
amount of transient current and effectively short the additional
resistors. As a result, the gates of power transistors are quickly
charged to and both Ml4 and Mr4 can be turned off
much faster. On the other hand, the additional resistors allow
power transistors Ml4 and Mr4 to turn on much slower due to
the additional RC delay. Fig. 6 shows an example of how the
additional circuitries operate during switching, in which the
gate of Ml4 (V4e) changes to slower due to the delay
provided by Ral, and the gate of Mr4 (V2e) switches to
faster because of the additional transient current provided by
Mar. As the turn-off process of Mr4 is much quicker than
the turn-on process of Ml4, break-before-make mechanism is
thus realized. By symmetry, this mechanism also applies to
the voltage doubler during switching in the next half clock
cycle. Fig. 7 shows the simultaneous transitions of V2, V4,LEE AND MOK: SWITCHING NOISE AND SHOOT-THROUGH CURRENT REDUCTION TECHNIQUES FOR SC VOLTAGE DOUBLER 1141
Fig. 8. Simulated v =v spectra of voltage doublers.
V2e, and V4e in the proposed voltage doubler and veriﬁes that
simultaneous conduction problem is solved by adopting the
break-before-make mechanism. As a result, the shoot-through
current can be decreased, thereby reducing the total supply
currentdissipationandimprovingthelight-loadpowerefﬁciency
of the voltage doubler. In addition, the switching noise due
to the output voltage drop can be signiﬁcantly reduced by
minimizing the lossy discharge of the load capacitor during
switching.
Moreover, the use of the additional resistors reduces the
slope change of the gate voltage of the serial power transistors
Ml4 and Mr4 when either of them is turning on. The
noise associated with the switching of Ml4 or Mr4 is reduced,
as the current change of Ml4 or Mr4 is slower. The value of
is thus decreased. In addition, the dynamic resistance of
Ml4 and Mr4 is increased during turn-on, so both the value
of and the ratio of become greater. Fig. 8
demonstrates the comparison of the spectra between
the conventional and proposed voltage doublers. The increase
in in the proposed voltage doubler decreases both
the high-frequency gain and value of the RLC equivalent
circuit. As a result, the switching noise due to ringing is
signiﬁcantly reduced in the proposed voltage doubler. It should
be also noted that the static resistance of Ml4 and Mr4 is
unchangedsonoconductionpowerlossinthevoltagedoubleris
increased. Therefore, both low switching noise and high power
efﬁciency can be achieved simultaneously in the proposed
voltage doubler.
B. Design Considerations
It is critical to design the appropriate size of Mal, Mar
and values of Ral, Rar for reducing both the shoot-through
current and switching noise in the proposed voltage doubler.
The break-before-make mechanism provides the following
guideline:
(3)
where is the gate capacitance of serial power transistor Ml4
or Mr4, is the size of additional transistors Mal
and Mar, is value of Ral and Rar, and is the clock period.
The ﬁrst term of (3) provides the time required to turn off Ml4
and Mr4 relating to the size of additional transistors. In partic-
ular, during the turn-off process of either Ml4 or Mr4, the corre-
spondingMalorMaroperatesinthetrioderegion.Theﬁrstterm
of (3) can then be derived by assuming either Mal or Mar is on
when the gate of power transistor Ml4 or Mr4 is changing from
to and . It should also be noted that
the size of Mal and Mar should be determined when the dou-
bler is operating in the lowest input supply voltage, which gives
the maximum break time of Ml4 and Mr4. In addition, by mod-
eling the power transistor Ml4 or Mr4 with a cascaded -stage
RC chain, in which the components of each stage being and1142 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 5, MAY 2005
Fig. 9. Schematic of the proposed voltage doubler.
, the Elmore delay of turning on Ml4 or Mr4 is then given
by the middle term of (3) [12]. Therefore, the value of can
be designed to maximize the Elmore delay. The lower bound
of the Elmore delay ensures the break-before-make mechanism
anditsupperboundshouldbeatleasttentimessmallerthanhalf
oftheclockperiod.ThematchingofadditionalresistorsRaland
Rar only affects the symmetry of the output switching noise in
a clock period. Both switching noise and shoot-through current
can still be decreased with imperfect matching of Ral and Rar.
Simulations verify that with variation of poly resistors of
Ral and Rar [13], both switching noise and shoot-through cur-
rent can still achieve twofold reduction.
C. Circuit Implementations
Fig. 9 shows the schematic of the proposed voltage doubler
[14]. The anti-phase nonoverlapping clock signals are gener-
ated by the dead-time circuit and then passed through the dig-
ital buffers realized by the inverter chains to drive power tran-
sistors Ml2, Ml3, Mr2, and Mr3. These clock signals minimize
the shoot-through current passing through transistor pairs (Ml2,
Ml3) and (Mr2, Mr3), during transients in order to improve the
power efﬁciency of the voltage doubler. Level shifters shown in
Fig. 10 are used to convert the voltage level of the logic sig-
nals of the digital buffers from to . The gate of the
additional transistors Mal and Mar can then be driven by level
shifters with the voltages ranging from 0 to to ensure Mal
and Mar turn off properly. In addition, the size of both Mal and
Mar can be minimized to save chip area. In our design, the size
of Mal and Mar is 75 times smaller than that of power transis-
tors Ml4 and Mr4.
D. Design Extension
Bothproposedtechniques,thebreak-before-makemechanism
and the gate-slope reduction technique, are not limited to the
Fig. 10. Circuit diagram of the classical level shifter.
cross-coupledvoltagedoubler.Theycanalsobeappliedtoother
cross-coupledchargepumps.Asanexample,Fig.11showsa
charge pump using cascading -stage cross-coupled voltage
doubler in series, in which each doubler adopts the proposed
circuit techniques. Since the supply voltage of each doubler
keeps increasing, both shoot-through current and switching
noise become worse in the charge pump if the proposed
techniques are not used. Therefore, it is more effective to
adopt the proposed design techniques in the charge pump
such that both the shoot-through current and switching noise
can be greatly reduced simultaneously.
IV. EXPERIMENTAL RESULTS
To verify the functionality of the proposed voltage doubler
and compare its performance with that of the conventional
counterpart,boththeproposedandconventionalvoltagedoublersLEE AND MOK: SWITCHING NOISE AND SHOOT-THROUGH CURRENT REDUCTION TECHNIQUES FOR SC VOLTAGE DOUBLER 1143
Fig. 11. Schematic of 2 ￿ charge pump.
Fig. 12. Micrograph of the proposed voltage doubler.
have been implemented with a standard 0.6- m CMOS n-well
process.Layoutarrangementsofbothconventionalandproposed
voltage doublers are the same except the additional circuitries
in the proposed doubler. Fig. 12 shows the micrograph of
the proposed voltage doubler and its size including all the
pads is 3.92 mm . Additional resistors, transistors, and level
shifters in the proposed doubler only increase the chip area
by 3.98% compared with the conventional counterpart.
A. DC Output Voltage and Switching Noise
Both voltage doublers are supplied with an input voltage
ranging from 1.5 to 2.5 V, operating at the switching frequency
of 500 kHz, and delivering a load current up to 50 mA; there-
fore, they can be used in the power management system of
the battery-powered portable applications. Fig. 13 shows the
measured output voltage of the proposed voltage doubler for
different supply voltages. The results indicate that the voltage
doubler can properly double different input supply voltages.
The measured output ripple voltages of the proposed and
conventional voltage doublers under different supply voltages
and loading conditions are compared in Figs. 14 and 15. The
results demonstrate that the amplitude of the switching noise
is relatively independent of the loading current, as they are
high-frequency noises. By reducing the gate-slope change of
Fig. 13. Measured output voltages of the proposed voltage doubler at
(a) V =1 :8Vand (b) V =2 :5V .
the serial power transistors during turn-on, it is veriﬁed that
both the ringing and noise amplitude are greatly decreased
in the proposed voltage doubler with different input supply
voltages. In particular, Table I shows that the glitch amplitude
of the proposed voltage doubler has been reduced by 2.5
times as compared to that of the conventional doubler. Fig. 16
demonstrates the output noise spectra of the conventional1144 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 5, MAY 2005
TABLE I
PERFORMANCE SUMMARY OF THE MEASUREMENT RESULTS
Fig. 14. Measured output-ripple voltages of the voltage doublers at V =
1:8Vwith (a) no load condition and (b) I =2 5mA.
and proposed voltage doublers. Comparing with conventional
design, the amplitude of output pulses at 2nd, 4th, 6th, 8th,
Fig. 15. Measured output-ripple voltages of the voltage doublers at V =
2:5 V with (a) no load condition and (b) I =5 0mA.
10th, and 12th harmonic of switching frequency in the pro-
posed doubler is decreased by at least 8 dB. This justiﬁes theLEE AND MOK: SWITCHING NOISE AND SHOOT-THROUGH CURRENT REDUCTION TECHNIQUES FOR SC VOLTAGE DOUBLER 1145
Fig. 16. Output spectra of (a) conventional and (b) proposed voltage doublers
with V =2 :5V , f =5 0 0kHz and I =5mA.
effectiveness of the proposed voltage doubler on the reduction
of the output noise spectrum.
B. Quiescent Current and Power Efﬁciency
Fig. 17 shows the measured quiescent current versus input
supply voltage of both conventional and proposed voltage
doublers. The quiescent current is the total supply current of
the voltage doubler at no-load condition, and is dominated by
the shoot-through current and switching current loss at high
switching frequencies such as 500 kHz. The quiescent current
dissipation in the proposed voltage doubler is much smaller
than that in the conventional counterpart under different supply
voltages. In particular, the quiescent current of the proposed
doubler achieves twofold reduction when the supply voltage is
2.5 V. In addition, the rate of quiescent current dissipation in
the proposed doubler increases much slower than that of the
conventional counterpart when the supply voltage increases.
This veriﬁes that the proposed break-before-make mechanism
successfully reduces the shoot-through current in the voltage
Fig. 17. Measured quiescent current versus input supply voltage of voltage
doublers at f = 500 kHz.
doubler and its reduction becomes larger at higher input supply
voltages.
Fig. 18(a) and (b) show the power efﬁciency of voltage
doublers at the supply voltages of 1.8 and 2.5 V, respectively.
The power efﬁciency of the proposed doubler is larger than
that of the conventional counterpart in all loading-current
conditions. The maximum power efﬁciency of the proposed
doubler is improved by 1.4% and 2.7% at the supply voltages
of 1.8 and 2.5 V, respectively. At light-load conditions, the
improvement of the power efﬁciency in the proposed voltage
doubler is more signiﬁcant as the power efﬁciency is dominated
by the switching loss and shoot-through current loss. In fact,
it is veriﬁed that by reducing the shoot-through current loss
in the proposed doubler, the power efﬁciency at the load
current of 5 mA is increased by about 6% and 10% when the
supply voltages are 1.8 and 2.5 V, respectively. Therefore,
the proposed break-before-make mechanism is efﬁcient in
improving light-load power efﬁciency.
V. CONCLUSION
Switching noise and shoot-through current reduction tech-
niques for the cross-coupled voltage doubler capable of deliv-
ering100-mWoutputpowerinpower-managementapplications
are presented in this paper. Both shoot-through current and
switching noise generation mechanism in the conventional
cross-coupled voltage doubler have been addressed. Simple
circuit techniques based on the break-before-make mechanism
and the gate-slope reduction technique have been proposed in
thecross-coupledvoltagedoubler. Experimentalresults demon-
strate that the proposed voltage doubler signiﬁcantly reduces
the switching noise and shoot-through current compared with
the conventional counterpart. Therefore, low noise, low qui-
escent current, and high light-load power efﬁciency can be
achieved simultaneously in the cross-coupled voltage doubler
with the proposed circuit techniques. The proposed techniques1146 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 5, MAY 2005
Fig. 18. Measured power efﬁciency versus load current of voltage doublers
when the supply voltage is (a) 1.8 V and (b) 2.5 V.
can also be extended to charge pump when the charge
pump is formed by cascading cross-coupled doublers.
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